FORM PTO-1449  LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT					ATTY. DOCKET NO.	SERIAL N		( ,)
					10030972-1 APPLICANT	1,6/175	<del>5</del> , 1	60
					Steinbach et al.			
					FILING DATE	GROUP		
	(Us	se several sheets if ned	cessary) 			<u></u>		
REFEREN	CE [	DESIGNATION	U.S. PAT	ENT	DOCUMENTS			
EXAMINER	*	DOCUMENT NUMBER	R DATE		NAME			
W	6,545,545		4/8/2003		Fernandez-Texon			
			<del></del>					
						·		
			<u> </u>	<del></del>		·		
			<del></del>					
<del></del>								
		- · · · · · · · · · · · · · · · · · · ·	FORE	<b>IGN</b>	PATENT DOCUMENTS			
		DOCUMENT	DATE		NAME		TRANSLATION	
		NUMBER					YES	NO
							1	
						w—	-	
							-	
		<del></del>						
		OTHER REFEREN	ICES (including /	Auth	or, Title, Date, Pertinent Page	es etc.)		
0/							n-Cycle	a Lock
	7	DUNNING, GARCIA, LUNDBERG, NUCKOLLS, An all-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performace Microprocessors, IEEE Journal of Solid-State Circuits, Vol. 30, No. 4, April 1995, pp.412-422.						
JU/		ANAND, RAZAVI, A 2.75 Gb/s CMOS Clock Recovery Circuit with Broad Capture Range, IEEE ISSCC 2001 Degest, p.214.						
14/0	· ·	NOGUCHI, TATEYAMA, OKAMOTO, UCHIDA, KIMURA, and TAKAHASHI, A 9.9G-10.8Gb/s Rate-Adaptive Clock and Data-Recovery with No External Reference Clock for WDM Optical Fiber Transmission, IEEE ISSCC 2002 Digest, p.252.						
EXAMIN	⊒R	li Kin	Kent		DATE CONSIDERED			
			/					

<sup>\*</sup> Copies of these references are not enclosed pursuant to 37 CFR 1.98(d). (See accompanying IDS)